ANSI SP5.4.1:2017 pdf download.Latch-up Sensitivity Testing ofCMOS/BiCMOS Integrated Circuits-Transient Latch-up Testing Device Level. This document defines procedures to characterize the latch-up sensitivity of integrated circuits triggered by fast transients. 1.3 Application This document defines a characterization methodology which is intentionally...
Continue Reading